We report a novel 2-bit multi-level Phase Change Random Access Memory (PCRAM) device with a triple-layered Phase Change Material (triple-PCM) stack structure. Device performance of multi-level devices with both dual and triple-PCM stacks were investigated. The 2-bit switching mechanism in the triple-PCM stack devices was also studied.
INTRODUCTIONRESULTS AND DISCUSSION A. Electrical Characterization of Dual-PCM Multi-level Devices
Fig . 3 shows the U-curves of the dual-PCM multi-level devices. The resistance windows between each consecutive state is roughly an order for the AIST/SiN/GST and NGST/SiN/GST splits, while that of the GST147/SiN/GST split was less than an order. The AIST/SiN/GST and the NGST/SiN/GST splits also switched at lower Reset pulses (indicated by the dashed lines) as compared to the GST147/SiN/GST split.
The box plots in Fig. 4 show the device-to-device distribution of the Reset and Set pulse voltages for the dual-PCM devices. The Reset pulse voltages in Fig. 4 (a) and (b) were lower for both the AIST/SiN/GST and NGST/SiN/GST devices as compared to the GST147/SiN/GST devices. However, the Set pulse voltages in Fig. 4 (c) were lower for the GST147 devices than those for the AIST/SiN/GST and NGST/SiN/GST devices. This translates to lower power consumption of the AIST/SiN/GST and NGST/SiN/GST devices, as the Reset pulses require higher voltage pulses than the Set pulses.
The retention plots in Fig. 5 (a) depict the stable multi-level states in all three splits. Fig. 5(b) shows that the AIST/SiN/GST split displays the best potential for endurance, followed by the NGST/SiN/GST and GST 147/SiN/GST splits.
The AIST/SiN/GST and NGST/SiN/GST devices performed better than their GST147/SiN/GST counterparts in terms of large resistance windows between consecutive states, lower power consumption for switching between states, good retention and potentially higher endurance. AIST and NGST were thus chosen to be used alongside GST for 2-bit triple-PCM multi-level devices.
B. Electrical Characterization of Triple-PCM Multi-level Devices
The Resistance-Time plot in Fig. 6(a) shows the four resistance states in a particular triple-PCM multi-level device. These four states correspond to a 2-bit device where State I is '00', State II is '01', State III is '10', and State IV is '11'. The device switches from one state to another instantly upon the onset of the respective pulses (as indicated by the arrows). The resistance windows between consecutive states are roughly 10 times. Moreover, the respective pulses can switch the device to a particular state from any other arbitrary state. Fig. 6(b) shows the retention capabilities of the same device at room temperature. All four resistance states are very stable and do not experience any resistance drifting [3] .
The Set and Reset operations of another triple-PCM multi-level device is shown in Fig. 7 . The endurance of this device is also illustrated in Fig. 8 . The endurance of the triple PCM multi-level device shows good potential for displaying high endurance (i.e. 10 9 cycles).
C. Switching Mechanism of Triple-PCM Multi-level Devices
A finite element two-dimensional thermal analysis was performed to determine the 2-bit switching mechanism in the triple-PCM multi-level device structure. Temperature profiles from peak temperature nodes in each PCM layer were extracted. The melting (TM) and crystallization (TC) temperatures of each PCM were plotted together with the temperature profiles for reference. The moment the temperature in each PCM exceeds its TM, it melts and quenches, and thus, becomes amorphous. If the temperature in each PCM is in between its respective TC and TM, it crystallizes [4] . Fig. 9 shows the temperature profile plots of the three PCM layers once a State II Reset pulse (20 ns, 3 V) is applied. The temperature in the NGST layer exceeds its TM (TM,NGST -600 C) [5] and amorphizes. This is due to the SiN thermal barriers at the top and the bottom of the NGST layer as the heat generated is trapped within the NGST. This causes the temperature to rise quickly within the NGST layer, thereby amorphizing it. The temperatures in the AIST and GST layers, however, are in between their respective TC and TM (TC,AIST -160 C; TM,AIST -482 C; TC,GST -145 C; TM,GST -620 C) [6] [7] [8] [9] . Thus, these layers become poly-crystalline. The amorphous NGST, and both the poly-crystalline AIST and GST, form the intermediate state (State II). Fig. 10 shows the temperature profile plots of the three PCM layers once the State III Reset pulse (20 ns, 4.5 V) is applied. The AIST and NGST layers amorphize as the temperature exceeds their respective TM. The GST layer is poly-crystalline as the temperature within the GST layer is still between its TC and TM. The AIST layer, on the other hand, amorphizes before the GST layer despite both PCMs having roughly similar thermal conductivities (kGST -0.3 W/mK; kAIST -0.34 W/mK) [10] [11] . This is because the TM of AIST is much lower than that of GST; hence, the AIST layer is able to amorphize before the GST layer. This combination of both the amorphous AIST and NGST, and poly-crystalline GST forms State III. 12 shows the temperature profile plots once a State I Set pulse (400 ns, 2 V) is applied. It is observed that the temperatures in each of the three PCMs are in between their respective TM and TC (TC,NGST -180 C) [8] . Hence, all three layers crystallize to form the lowest resistance state (State I). Fig. 13 illustrates the complete mechanism of the triple-PCM multi-level device. Each Set or Reset pulse switches the device to a particular state from any arbitrary state.
CONCLUSION
A novel 2-bit multi-level triple-PCM device was demonstrated. Good resistance windows between consecutive states, good endurance characteristics, and excellent retention at room temperature were observed. The triple-PCM multi-level device structure is promising for achieving high storage density. Further scaling to more resistance levels could be achievable. E x t e n d e d A b s t r a c t s o f t h e 2 0 1 2 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , K y o t o , 2 0 1 2 , p p 6 0 4 -6 
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